

WHAT IS CLAIMED IS:

1 *Sub*
2 *α* 1. A method of forming a trench in a semiconductor substrate, the
2 trench defined by an open end at a major surface of the substrate and a closed end within
3 the body of the substrate, the method comprising the steps of:

4 (a) forming a trench that extends a predetermined distance into the
5 substrate; and
6 (b) annealing the trench to:
7 (1) reduce the number of defects in the trench created during
8 the step of forming, and
9 (2) to round corners at the open and closed ends of the trench.

1 2. The method of claim 1, wherein the step of annealing is performed
2 using hydrogen gas.

1 3. The method of claim 2, wherein the step of annealing is performed
2 within a temperature range of about 960 to 1160°C and within a pressure range of about
3 40 to 240 Torr.

1 4. The method of claim 1, wherein the step of forming the trench, is
2 performed using an anisotropic etch.

1 5. The method of claim 4, wherein following the annealing step, the
2 width of the trench away from the rounded ends, remains substantially the same as the
3 width prior to the annealing step.

1 6. A method of forming a trench in a semiconductor substrate, the
2 trench defined by an open end at a major surface of the substrate and by a closed end
3 within the body of the substrate, the method comprising the steps of:

4 (a) providing a substrate;
5 (b) growing a masking layer on the major surface of the
6 substrate;
7 (c) selectively etching, through the masking layer to the major
8 surface of the substrate, to define a trench opening access;

9 (d) anisotropically etching, from the trench opening access and
10 into the body of the substrate to form a trench;

11 (e) removing the selectively etched masking layer; and

12 (f) annealing the trench so that corners at the open and closed
13 ends of the trench become rounded.

1 7. The method of claim 6, wherein the step of annealing is performed
2 using hydrogen gas.

1 8. The method of claim 7, wherein the step of annealing is performed
2 within a temperature range of about 960 to 1160°C and within a pressure range of about
3 40 to 240 Torr.

1 9. A method of forming a trench in an epitaxial layer of a
2 semiconductor substrate, the trench defined by a closed end at a major surface of the
3 epitaxial layer and a closed end within the body of the epitaxial layer, the method
4 comprising the steps of:

5 (a) forming a trench that extends a predetermined distance into the
6 epitaxial layer; and

7 (b) annealing the trench so that corners at the open and closed ends of
8 the trench become rounded.

1 10. The method of claim 9, wherein the step of annealing is performed
2 using hydrogen gas.

1 11. The method of claim 10, wherein the step of annealing is
2 performed within a temperature range of about 960 to 1160°C and within a pressure range
3 of about 40 to 240 Torr.

1 12. The method of claim 9, wherein the step of annealing also
2 functions to reduce the number of material defects in and/or on the walls of the trench.

1 13. The method of claim 9, wherein the step of forming the trench is
2 performed using an anisotropic etch.

1 14. The method of claim 13, wherein, following the annealing step, the
2 width of the trench, away from the rounded ends, remains substantially the same as the
3 width prior to the annealing step.

1 15. A trench field effect transistor, comprising:
2 (a) a semiconductor substrate of a first dopant charge type, the
3 substrate embodying the drain of the trench field effect transistor;
4 (b) a body layer of a second dopant charge type, overlaying a
5 major surface of the substrate;
6 (c) at least one trench having walls extending through the body
7 layer and into the substrate to a first predetermined depth, the at least one trench
8 having a first end at a major surface of the body layer and a second end at the first
9 predetermined depth;
10 (d) a dielectric having outer walls adjacent the walls of the at
11 least one trench and inner walls;
12 (e) a conductor covering the inner walls of the dielectric, the
13 conductor embodying the gate of the trench field effect transistor; and
14 (f) a pair of source regions of the first dopant charge type,
15 extending from the major surface of the body layer to a second predetermined
16 depth within the body layer and positioned adjacent the outer walls of the
17 dielectric,
18 wherein corners at both the first and second ends of the at least one trench
19 are rounded as the result of an annealing step applied during the process of fabricating the
20 trench field effect transistor.

1 16. The trench field effect transistor of claim 15, wherein the anneal
2 step applied during the process of fabricating the trench field effect transistor, is
3 performed using hydrogen gas.

1 17. The trench field effect transistor of claim 16, wherein the anneal
2 step applied during the process of fabricating the trench field effect transistor, is
3 performed within a temperature range of about 960 to 1160°C and within a pressure range
4 of about 40 to 240 Torr.

1 18. The trench field effect transistor of claim 15, wherein during the
2 process of fabricating the trench field effect transistor, the at least one trench is formed
3 using an anisotropic etch.

1 19. A method of making a trench field effect transistor, comprising:
2 (a) providing a semiconductor substrate of a first dopant charge
3 type, the substrate embodying the drain of the trench field effect transistor;
4 (b) growing an epitaxial layer of the same first dopant charge
5 type on the substrate, the epitaxial layer having a different resistivity than
6 the resistivity of the substrate;
7 (c) forming at least one trench into the epitaxial layer, each
8 trench defined by a first end in a plane defined by a major surface of the substrate
9 and by walls that extend to a second end at a predetermined depth into the
10 epitaxial layer;
11 (d) annealing the at least one trench to:
12 (1) reduce the number of defects in the at least one
13 trench created during the step of forming the at least one trench, and
14 (2) round corners at the first and second ends of the at
15 least one trench;
16 (e) growing a dielectric layer on the walls of the at least one
17 trench;
18 (f) forming a conductor over the dielectric layer, the conductor
19 embodying the gate of the trench field effect transistor;
20 (g) patterning the epitaxial layer and implanting a dopant of a
21 second charge type to form wells interposed between adjacent trenches;
22 and
23 (h) patterning the epitaxial layer and implanting a dopant of the
24 first charge type to form regions that embody the source regions of the
25 field effect transistor.

1 20. The method of claim 19, further including the step of forming one
2 or more heavy bodies of the second charge type positioned above the wells and between

3 the source regions, each heavy body forming an abrupt junction with its corresponding
4 well.

1 22. The method of claim 21, wherein the step of annealing is
2 performed within a temperature range of about 960 to 1160°C and within a pressure range
3 of about 40 to 240 Torr.